

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, P.O. Box 1450, Alexandria, Virginia, 22313-1450. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia, 22313-1450.**

Substitute for form 1449A/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)				Application / Conf. No.	Unknown /
				Filing Date	
				First Named Inventor	Stephen M. Trimberger
				Art Unit	Unknown
				Examiner Name	Unknown
Sheet	3	of	3	Attorney Docket Number	X-940-1P-1P-2P US

OTHER – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		SHARP, STEVE; "Xilinx Delivers Lower Cost While Continuing to Redefine Programmable Logic," 2002, pp 6-8, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.	
		BARADARAN, MEHDI et al; "Improving Detectability of Resistive Open Defects in FPGA," Center for Reliable Computing, available from Stanford University, Stanford CA 94305.	
		OVERTON, RICK; "Molecular Electronics Will Change Everything," Wired.com, Issue 8.07, July 2000, pp 1-12, available from www.wired.com/wired/archive/8.07/moletronics_pr.html.	
		CHAPPELL BROWN; "Researchers Close To Delivering Molecular Circuits," Tektronix, 2/12/2002, pp. 1-4, Available from EETimes @ http://www.eetimes.com/story/OEG20020215S0063.	
		NACKASHI, DAVID P. et al.; "Moletronics: A Circuit Design Perspective," pp. 1-9, Dept. of Electrical and Computer Engineering, North Carolina State University, ECE, Box 7914, NCSU, Raleigh, NC 27695-7914, available from http://www.ece.ncsu.edu/erl/faculty/paulf.html.	
		GOLDSTEIN, SETH COPEN et al.; "NanoFabrics: Spatial Computing Using Molecular Electronics," The 28th Annual International Symposium on Computer Architecture, June 2001, pp. 1-12, available from Carnegie Mellon University, School of Computer Science, Pittsburgh PA 15213-3891.	
		TAHOORI, MEHDI B. et al.; "Automatic Configuration Generation for FPGA Interconnect Testing," pp. 2-6, available from Center for Reliable Computing, Stanford University, Stanford, CA.	
		SMITH, MICHAEL J. S.; "Application-Specific Integrated Circuits," Addison-Wesley VLSI Systems Series, 1997, pp. 711-804, available from Addison-Wesley Longman, Inc. http://www.awl.com/cseng	
		XILINX, INC., "Virtex-II 1.5V Field-Programmable Gate Arrays," Advanced Product Specification, November 29, 2001, pp. 1-39, DS031-2 (v1.9), available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124	

Examiner Signature		Date Considered	
-----------------------	--	--------------------	--

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.